A Demonstration of Implication Logic Based on Volatile (Diffusive)
  Memristors by Pershin, Y. V.
1A Demonstration of Implication Logic Based on
Volatile (Diffusive) Memristors
Yuriy V. Pershin, Senior Member, IEEE
Abstract—Implication logic gates that are based on volatile
memristors are demonstrated experimentally with the use of
relay-based volatile memristor emulators of an original design.
The fabricated logic circuit involves two volatile memristors and
it is capable of performing four fundamental logic functions
(two types of material implication and the negations thereof).
Moreover, current-voltage characteristics of individual emulators
are recorded and self-sustained oscillations in a resistor-volatile
memristor circuit are found. The developed emulator offers a
great potential for memristive circuit experiments because of its
simplicity, similarity of response with volatile memristors, and
low cost. Our findings, which are based on emulators, can easily
be reproduced with physical volatile memristors and, thus, open
up possibilities for emerging in-memory computing architectures.
Index Terms—memristors, logic gates, threshold voltage, in-
memory computing
I. INTRODUCTION
DURING the past decade, memristor technology has ex-perienced an explosive growth, which has the potential
to revolutionise information processing and storage. The key
advantage of memristors [1], [2] (as well as memcapacitors
and meminductors [3]) over the traditional electronic com-
ponents is the possibility to store and process information
on the same physical location. Memristive behavior has been
observed in many systems and devices [4]. Up to now,
however, most attention has been focused on devices with
non-volatile storage capability [5]. The future applications of
non-traditional memristors are still not fully understood, and
their theoretical and circuit-level models are still at an early
stage of development.
The present paper explores an in-memory computing appli-
cation of volatile memristors, namely, memristors capable of
storing information only when connected to a power source.
Specifically, we will limit ourselves to devices exhibiting two
possible resistance states (ON and OFF states) in a finite
range of voltages and switching to the OFF state when a
smaller voltage is applied. Several physical systems satisfy
these requirements, including NEMS switches [6], [7], Mott
memristors [8], graphene field emitters [9], and diffusive
memristors [10]. The last system has recently attracted atten-
tion because of its promising characteristics for the use in
artificial neural networks [10], random signal generators [11],
and sensing applications [12]. Physically, in such diffusive
memristors Ag atoms spread under electrical bias and regroup
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spontaneously under zero/small bias because of interfacial en-
ergy minimization [10], [11]. Moreover, it was shown that two
Mott memristors can be used to build a neuristor [13], which
is an electronic analog of the Hodgkin-Huxley axon. In what
follows we will keep our discussion general, without referring
to any particular physical realisation of volatile memristors. In
our electronic circuit experiments, the volatile memristors are
represented by emulators built out of conventional electronics
components (resistors and relays). The volatile memristor
emulator is developed as a part of the present work.
This paper experimentally demonstrates the implication
logic [14] gates based on volatile memristors. Previously,
in-memory logic gates were realised experimentally by em-
ploying bipolar non-volatile memristors [14], and explored
theoretically based on bipolar non-volatile memristors (see,
e.g., [15], [16], [17], [18], [19]), unipolar non-volatile mem-
ristors [20], [21], memcapacitors [22], [23], and volatile
memristors (graphene field emitters [24]). The advantage of
using memory devices in logic circuits is that they can serve
simultaneously as a gate and latch. Here, we employ volatile
memristors to create a polymorphic implication logic circuit
and we demonstrate four kinds of fundamental logic gates
using the same circuit. To the best of our knowledge, this is the
first experimental realisation of implication logic gates based
on volatile memristors. Moreover, the response of individual
emulators is explored. It is found that a simple resistor-volatile
memristor circuit can exhibit self-sustained oscillations with a
pattern involving both regular and random components.
The rest of this paper is organised as follows. Section II-A
introduces the relay-based emulator of volatile memristors and
provides details on its specific realisation and response. Self-
sustained oscillations in the resistor-volatile memristor circuit
are briefly considered in Section II-B. Section III presents the
implication logic gates based on volatile memristors. One of
our main results is the experimental demonstration of four
fundamental logic functions using the same circuit, which is
contained in Section III. Our concluding remarks are given in
Section IV.
II. VOLATILE MEMRISTOR EMULATOR
A. Emulator
Memristor emulators [25] are valuable tools for circuit
prototyping when physical memristors are not accessible. A
number of emulator designs are available in the literature
based either on analog [26], [27], [28] or digital [29], [30]
techniques. With rare exceptions [31], [32], a common feature
of memristor emulators is the need for an external power
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Fig. 1. (a) Schematics of volatile memristor emulator. An effective two-
terminal volatile memristive system is formed by connecting the relay coil
in parallel with series-connected resistor and reed switch. (b) Current-voltage
characteristics of three physically different emulators with Rint = 680 Ω.
source. Here, we show that the volatile memristors can be
emulated in a very simple way and at low cost. The proposed
emulator operates without an external power source and it
demonstrates a high similarity to the response of volatile
memristors.
Fig. 1(a) shows the emulator schematics. The volatile mem-
ristor emulator consists of a reed relay and resistor, forming
an effective two-terminal memristive system. At lower applied
voltages, the reed switch is open. In this case, the emulator
resistance equals the coil resistance ROFF = Rc. Meanwhile,
at higher applied voltages, the switch is closed and the total
resistance is RON = RcRint/(Rc + Rint). The interval
between the pull-in and drop-out voltages of relay is the
bistability (memory) region.
Three identical volatile memristor emulators were created
and their current-voltage characteristics were measured. In
the present experiments, reed relays with the coil resistance
of Rc = 600 Ω and nominal operating voltage of 5 V are
employed (part number HI05-1A66, Standex-Meder Electron-
ics). Fig. 1(b) shows that the current-voltage characteristics of
different emulators are very close to each other. According to
Fig. 1(b), at positive voltages, the OFF to ON transition occurs
at Vth ≈ 2.2 V, while the ON to OFF transition takes place at
Vhold ≈ 1.6 V. Moreover, the hysteresis region in the negative
domain is slightly shifted to lower voltage amplitudes, which
is likely due to an asymmetry in the reed switch response with
respect to the magnetic field direction.
In addition, mention should be made of the inductive
effects originating from the relay coil. The relay coil can be
represented by a resistor and inductor connected in series and
described by the impedance of the form Z =
√
R2int + (ωL)
2,
where ω is the angular frequency of input and L is the coil
inductance. It follows from this expression that the resistive
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Fig. 2. (a) Resistor-volatile memristor circuit. (b) Applied and output voltages
as functions of time in the resistor-volatile memristor circuit with Rint =
220 Ω and R1 = 680 Ω. (c) Digitised Vout measured at the output of a
comparator at several constant values of the applied voltage V (indicated on
the plot). The curves are shifted for clarity.
response is dominant at lower frequencies and transforms into
an inductive response at higher frequencies. The transition
frequency νt can be estimated from the condition of equal
contributions of the resistive and inductive components to the
impedance, namely: Rint = 2piνtL. In the present realisation
of the emulator, the coil inductance L = 0.17 H leads to
νt = 560 Hz. The inductive effects should be considered
when designing circuits with relay-based emulators operating
at higher frequencies.
3B. Resistor-volatile Memristor Circuit
To better understand the emulator behavior in electronic
circuits, consider a circuit of series-connected resistor and
memristor subjected to an applied voltage V (t) (see Fig. 2(a)).
An interesting (and potentially useful) feature of this circuit
is the possibility of self-sustained memristance (memory re-
sistance [2]) oscillations. These oscillations are clearly seen
in Fig. 2(b) showing the response of resistor-volatile mem-
ristor circuit to the applied voltage of sawtooth wave form.
Technically speaking, the oscillations occur at such applied
voltages when in the RON state of memristor VM > Vth and
in the ROFF state VM < Vhold. Under these conditions, the
memristor will continuously switch back and forth between
its low- and high-resistance states. In fact, the same oscilla-
tion mechanism works in systems with negative differential
resistance.
To derive the necessary condition for the oscillations, con-
sider the resistor-volatile memristor circuit at the onset of
switching, namely: assuming that the voltage across M1 is
VM = Vth and RM = ROFF . In this case, the applied voltage
V˜ is given by
V˜ =
R1 +ROFF
ROFF
Vth. (1)
The switching into RON drops VM to
V ′M =
RON
R1 +RON
V˜ . (2)
If, after this switching, V ′M < Vhold then the memristor will
switch back into the ROFF state, and so on. In other words, the
resistor-volatile memristor circuit will exhibit self-sustained
oscillations. By combining the inequality V ′M < Vhold with
Eqs. (1), (2) one finds
RON (R1 +ROFF )
ROFF (R1 +RON )
Vth < Vhold, (3)
which is the necessary condition for the existence of circuit
instability. Clearly, the circuit is stable in the limit of RON →
ROFF (note that Vth > Vhold) and unstable at some smaller
values of RON .
In the measurements, the signal from the resistor-volatile
memristor circuit was transformed to the standard 0 V-(+5
V) logic levels using a comparator with the threshold voltage
set at about 2.5 V. Fig. 2(c) presents examples of comparator
output for several constant values of the applied voltage V .
This plot demonstrates that both the frequency and probability
of logic ”1” in the output signal depend on V . The output
signal contains the regular (most clearly seen at V = 5 V
curve) and random components, as well as a combination of
frequencies (V = 6 V curve). From the physics point of view,
the random component can be associated with probabilistic
sticking/unsticking of relay reeds and/or their complex dy-
namics under Fig. 2(a) circuit conditions.
III. IMPLICATION LOGIC GATES
The implication logic circuit that is considered in this work
is slightly different from the circuit based on non-volatile
memristors [14]. Modifications are needed to ensure that the
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Fig. 3. (a) Implication logic circuit. In the present measurements, the switch
S1 is implemented by a relay. (b) Photograph of experimental setup. Two
memristor emulators are located in the center, while the switch S1 is to the
right. Operational amplifiers are used as buffers.
volatile memristors stay in their bistable (hysteresis) regions
between the operations. The selected circuit design and its
experimental realization are presented in Fig. 3. In particular,
Fig. 3(a) shows a circuit comprising two volatile memristors,
resistor, and switch. Three voltage sources are used to drive the
circuit. It is convenient to split the calculation sequence into
three phases: initialisation, hold, and calculation. The switch
is closed in the initialisation and hold phases, and it is opened
within the calculation phase to induce a gate operation.
To store the information, S1 is kept closed and V0 = 1.9 V
is applied to M1 and M2 (V1 = V2 = V0). To initialise the
memristor state, 0 V or 5 V is applied to a given memristor.
The calculation is performed from the hold phase by changing
V1 and V2 to desired values, setting V3, opening and closing
the switch (the calculation phase). The entire calculation
sequence consists of the following steps: initialisation, hold,
calculation, hold. Note that the calculation results are stored
in the final states of memristors. The final states of the
memristors were monitored using small resistors connected
in series with memristors and measuring the voltage drops
across these resistors. To eliminate the effect of self-sustained
oscillations discussed in Sec. II-B (or at least to reduce it to
some insignificant areas in the parameters space), emulators
with relatively large Rint = 680 Ω were used in combination
with a smaller common resistor (R = 220 Ω).
Diagrams of logic operations are obtained following the
approach introduced in Ref. [23]. For each pair of input
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Fig. 4. Logic gate type as a function of voltage amplitudes V1 and V2
(in the calculation phase). Plot (a) shows the gate type related to the final
state of M1. Plot (b) presents the gate type related to the final state of M2.
The measurements were performed at V3 = −1.9 V. Here, IMP1 denotes
M1 →M2, and IMP2 denotes M2 →M1.
combinations ((0,0), (0,1) (1,0), (1,1)), the final states of
memristors are measured after applying the entire calculation
sequence. The type of logic operation is identified using
a code [23], [24] calculated based on the final states of
memristors. The code is an integer number (from 0 to 15)
that encodes the logic operation type and it is calculated as
described in Ref. [23]. The code is translated to the logic
operation type with the help of the table from Ref. [23].
Overall, our measurements confirm the possibility of logic
operations previously predicted theoretically for the case of
graphene autoemission memristors [24].
Fig. 4 presents measurement results based on Fig. 3 circuit
taken at V3 = −1.9 V. The logic operation type is plotted as a
function of V1 and V2 applied in the calculation phase. Fig. 4
indicates that two types of material implication, M1 →M2 and
M2 →M1, can be realised by Fig. 3 circuit at V3 = −1.9 V.
Moreover, note that Fig. 4(a) and Fig. 4(b) can be transformed
to each other under the flip across the V1 = V2 diagonal and
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Fig. 5. Logic gate type as a function of voltage amplitudes V1 and V2. This
plot is generated based on the final result stored in M1. The measurements
were performed at V3 = −1.2 V. Here, NOT(IMP) is the negation of
implication.
interchange of indices 1 and 2 in the operation type (this
property stems from the symmetric connections of M1 and
M2 in the circuit).
The circuit functionality is changed when V3 is shifted to
-1.2 V. The map of logic functions for this case is presented
in Fig. 5 for the result stored in M1. Fig. 5 shows that there
is a region of voltages in which the negation of implication
NOT(IMP1) is realised. Symmetrically, under appropriate con-
ditions, the final state of M2 stores the result of another type
of the negation of implication (NOT(IMP2)).
IV. DISCUSSION AND CONCLUSION
In conclusion, the possibility of in-memory computing
based on volatile (diffusive) memristors has been demon-
strated. Using two volatile memristor emulators, the impli-
cation logic circuit was created and four kinds of fundamental
logic gates were shown experimentally. This type of operation
is fundamentally different from the case of traditional logic
gates having a predetermined functionality. Specifically, in
addition to the trivial operations (set to 1, set to 0 and
copy the initial states), the following fundamental [33] logic
gates have been demonstrated: IMP1, IMP2, NOT(IMP1),
and NOT(IMP2). Moreover, self-sustained oscillations were
measured in the resistor-volatile memristor circuit. It has been
found that the voltage oscillations involve both regular and
random components, which shows the potential application of
the resistor-volatile memristor circuit in the area of random
number generation.
The present work broadens the opportunities for exploiting
volatile memristors for information processing and storage.
Compared to the traditional implication logic circuits that are
based on non-volatile memristors [14], volatile memristive
circuits are slightly more complex because volatile devices
require a power source to store information. We note that
several non-idealities of real memristors such as the stochastic
5component in their dynamics [11] and variability of device
parameters were not captured by our emulators. Such non-
idealities (which do also exist in non-volatile memristors) must
be considered when designing future in-memory computing
circuits/systems.
The volatile memristor emulator that was introduced in this
work offers a low cost and simple design alternative to physical
memristors for the use in rapid memristive circuit prototyping.
Conceptually, its operation principles can help to explain the
operation of volatile memristors, as well as of circuits based
thereof. It is anticipated that the volatile memristor emulators
may also find use in undergraduate teaching laboratories to
teach memristor technology and provide relevant hands-on
experience.
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